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A vertical spin metal-oxide-semiconductor field-effect transistor (spin MOSFET) is a 
promising low-power device for the post scaling era. Here, using a 
ferromagnetic-semiconductor GaMnAs-based vertical spin MOSFET with a GaAs 
channel layer, we demonstrate a large drain-source current IDS modulation by a 
gate-source voltage VGS with a modulation ratio up to 130%, which is the largest value 
that has ever been reported for vertical spin field-effect transistors thus far. We find that 
the electric field effect on indirect tunneling via defect states in the GaAs channel layer 
is responsible for the large IDS modulation. This device shows a tunneling 
magnetoresistance (TMR) ratio up to ~7%, which is larger than that of the planar-type 
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spin MOSFETs, indicating that IDS can be controlled by the magnetization configuration. 
Furthermore, we find that the TMR ratio can be modulated by VGS. This result mainly 
originates from the electric field modulation of the magnetic anisotropy of the GaMnAs 
ferromagnetic electrodes as well as the potential modulation of the nonmagnetic 
semiconductor GaAs channel layer. Our findings provide important progress towards 
high-performance vertical spin MOSFETs. 
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Reducing the power consumption in integrated circuits is an important issue 
that we have to tackle in the 21st century. Making volatile components non-volatile is 
one of the most promising approaches to this issue; various non-volatile technologies, 
such as reconfigurable logic circuits1, non-volatile power gating2 and magnetic random 
access memory, are applicable to low-power-consumption electronics. A spin 
metal-oxide-semiconductor field-effect transistor (spin MOSFET)3,4, in which source 
and drain electrodes are ferromagnetic materials, is a key component for realizing those 
applications because of its unique output characteristics and its compatibility with 
existing semiconductor technologies. For practical operation of spin MOSFETs, both 
large current modulation by applying a gate electric field and large magnetoresistance 
(MR) by magnetization reversal are required. At present, lateral and vertical types of 
spin MOSFETs have been proposed. The lateral spin MOSFETs, in which a current 
flows parallel to the substrate plane and is controlled by a gate electric field applied 
from the top of the channel, have a large current modulation capability (5×106%5, 
400%6 and 107%7); however, the problem is the small MR ratio (0.1%5, 0.005%6 and 
0.027%7). Meanwhile, a vertical spin field-effect transistor (FET)8–13, in which a current 
flows perpendicular to the film plane and is controlled by a gate voltage applied from 
the side surface of the channel, is promising for large MR. Previously, we reported 
ferromagnetic-semiconductor GaMnAs-based vertical spin FETs that exhibit large MR 
ratios (60%14 and 5%15). A GaMnAs-based heterostructure is one of the most ideal 
material systems, because we can obtain high-quality single-crystalline GaMnAs / 
nonmagnetic semiconductor (GaAs) / GaMnAs trilayers and thus can suppress spin 
relaxation at the interfaces16–19. However, in those vertical spin FETs, the current 
modulation ratio by the gate voltage was small (0.5%14 and 20%15). Thus, vertical spin 
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FETs with a large current modulation are strongly required. In addition, to further 
improve the performance of the vertical spin FETs, we need more profound 
understanding of the gate electric field effect on the spin-dependent transport. 
In vertical spin FETs, as shown by our electric field simulations later, the gate 
electric field influences the electric potential profile only within 10 nm from the side 
surfaces of the intermediate channel layer, which limits the current modulation. Thus, 
the lateral size of vertical FETs should be decreased as much as possible for obtaining 
high-performance vertical spin FETs. In this study, to enhance the current modulation 
and to understand the electric field effect on the spin-dependent transport, we reduced 
the lateral size (= width of the mesas as explained later) of the GaMnAs-based vertical 
spin MOSFET to ~500 nm. We have successfully obtained a large current modulation 
by the gate electric field with a modulation ratio up to 130%, which is the largest value 
that has been ever reported for vertical spin FETs14,15. Furthermore, using the electric 
field simulations, we find that indirect tunneling mainly contributes to the observed 
large current modulation. These new findings are important steps to further improve the 
performance of the vertical spin FETs. 
 
Results 
Samples. Our vertical spin MOSFET has a thin GaAs channel (9 nm) and 
ferromagnetic-semiconductor GaMnAs source and drain electrodes [Fig. 1(a)] (See the 
Methods section). To increase the current modulation, we reduced the width of the 
mesas down to ~500 nm. As a gate insulator, a 40-nm-thick HfO2 film was used since it 
has a large relative permittivity, which also contributes to the increase of the current 
modulation. In this device, tunneling of holes occurs between the source and drain, 
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because GaAs is a potential barrier with a height of ~100 meV for holes in the GaMnAs 
layers20,21, as shown in Fig. 1(b). When the gate-source voltage VGS < 0 V (VGS > 0 V), 
the tunneling current flowing at the side surfaces of the mesas is increased (decreased), 
as shown in Fig. 1(c). 
  
MOSFET operation and its analyses. To investigate the MOSFET characteristics of 
this device, we measured the drain-source current IDS as a function of the drain-source 
voltage VDS for various VGS [Fig. 2(a)]. Nonlinear IDS–VDS characteristics were observed 
for each VGS (black curves), indicating that tunneling transport is dominant. Furthermore, 
IDS was largely controlled by VGS. We note that the gate leakage current and electric 
field effect on parasitic resistances (the resistances of the top/bottom GaMnAs layers, 
GaAs:Be layer and Au/Cr electrodes), which may induce unintended modulation of IDS, 
were negligibly small (see Supplementary Note 1). When VGS = 20 V, the IDS 
modulation ratio by VGS, which is defined by [IDS(VGS) – IDS(VGS = 0 V)] / IDS(VGS = 0 
V), is around –20% [see the blue points in Fig. 2(b)]. On the other hand, when VGS = –
20 V, it reached ~130% [see the red points in Fig. 2(b)]. This IDS modulation ratio 
(~130%) is the largest among the values reported for vertical spin FETs thus far14,15. 
To understand the modulation of the band alignment in detail, we measured IDS 
as a function of VGS at VDS = –10 mV [Fig. 2(c)]. IDS normalized at VGS = 0 V (γ) was 
changed from 1 to 1.28 when VGS was changed from 0 V to –3 V [see the right axis in 
Fig. 2(c)], meaning that IDS was increased by 28% when VGS was changed from 0 V to –
3 V. As shown below, this large modulation of IDS cannot be understood by the electric 
field effect on direct tunneling. To obtain the potential distribution and to calculate IDS 
normalized at VGS = 0 V (γcalc), we performed electric field simulation varying the 
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electric potential at the side surface of the mesa and investigated the effect of the 
side-gate electric field [Fig 2(e,h)] (see Supplementary Note 2). Here, we define EV(S) as 
the valence band top energy EV at the side surface (interface between the side-gate 
electrode and the GaAs channel) with respect to the Fermi level EF in terms of hole 
energy. The potential profile of EV when EV(S) = 0.75 eV is shown in Fig. 2(e), which 
corresponds to the case of VGS = 0 V, because EF at the side surface of the GaAs channel 
is pinned at the middle of the band gap22. With decreasing EV(S) from 0.75 eV, the 
electric potential near the side surface of the mesa is decreased [Fig. 2(f,i)], whereas the 
electric potential in the inner region of the mesa (10 nm ≤ x) is not influenced [Fig. 
2(g,j)]. As shown in Fig. 2(d), γcalc remains almost unchanged between Fig. 2(e) (γcalc = 
1 when EV(S) = 0.75 eV) and (h) (γcalc = 1.028 when EV(S) = 0.15 eV) because GaAs is a 
potential barrier for holes in both cases. On the other hand, when EV(S) < 0.15 eV, 
because EV of the GaAs channel at the side surface becomes lower than EV inside the 
mesa, γcalc starts to increase with decreasing EV(S) [Fig. 2(d)]. This feature is different 
from the experimental data shown in Fig. 2(c); when VGS is changed from 0 V to –10 V, 
γ starts to increase at VGS = 0 V. We can see the significant difference in the curve 
shapes of Fig. 2(c) and Fig. 2(d). This analysis indicates that the electric field effect on 
the direct tunneling current cannot reproduce the experimental IDS–VGS characteristic. 
Instead, the main origin of the large modulation ratio observed in our device is the 
electric field effect on the indirect tunneling current23.  
The indirect tunneling current is probably caused by a large amount of Mn 
atoms (~1018 cm-3), which are diffused to the intermediate GaAs layer from the top and 
bottom GaMnAs layers and form defect states in the band gap of GaAs. Furthermore, 
GaAs grown at low temperature (200 °C) is known to have a large amount of arsenic 
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antisite defects (1018 – 1019 cm–3)24,25. In fact, the IDS–VDS characteristics of our device 
show a strong temperature dependence (see Supplementary Note 3), which indicates 
that indirect tunneling via defect states takes place. (If IDS were dominated only by the 
direct tunneling current, no temperature dependence would be observed.) Therefore, the 
electric field effect on indirect tunneling via defect states is the most probable origin for 
the large IDS modulation ratio. 
 
Tunneling magnetoresistance and its change by VGS. To investigate the 
spin-dependent transport of our device, we measured the drain-source resistance RDS as 
a function of μ0H applied along the [1̅10] direction in the film plane with VDS = –5 mV 
and VGS = 0 V [Fig. 3(a)]. Here, RDS is defined by VDS/IDS, μ0 is the permeability of a 
vacuum and H is an in-plane external magnetic field. In the major loop (black circles), 
clear tunnel magnetoresistance (TMR) was observed, indicating that IDS can be 
controlled by the magnetization configuration. The TMR ratio, which is defined by 
[RDS(μ0H) – RDS(μ0H = 0 mT)]/RDS(μ0H = 0 mT)×100 (%), reached ~7% at μ0H = 20 mT, 
where RDS(μ0H) is the drain-source resistance at H in the major loop. This value is more 
than 70 times larger than the MR ratios obtained in the lateral spin MOSFETs5–7. We 
also observed a clear minor loop (red circles), indicating that the antiparallel 
magnetization configuration is stable even at μ0H = 0 mT. (In the minor loop, RDS 
increases with increasing μ0H from –20 mT to 60 mT, probably because the 
magnetizations of the top and bottom GaMnAs layers are not completely antiparallel at 
the peak of RDS (at μ0H = –20 mT in the major loop) and they become close to the 
perfect antiparallel configuration with increasing μ0H to 10 mT in the minor loop.) 
To investigate the influence of VGS on the spin-dependent transport, we 
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measured the VGS dependence of the TMR ratio [Fig. 3(b)]. Here, the TMR ratio 
corresponds to the maximum value obtained in the major loop at each VGS. The TMR 
ratio tends to increase as VGS is changed from 0 V to -10 V. In our device, the gate 
electric field can modulate the electronic states of the top/bottom GaMnAs layers as 
well as those of the intermediate GaAs layer, both of which can modulate TMR. 
Applying VGS causes the change in the hole density of the GaMnAs layers near the side 
surfaces of the mesas, which can change the spin polarization and magnetic anisotropy15. 
To understand the modulation of the magnetic anisotropy by VGS in our device, we 
measured TMR applying H in various in-plane directions with an angle θ with respect to 
the [100] axis in the counterclockwise rotation when VGS = 0, –5 and –10 V [Fig. 3(c–
e)] (see Measurements section). The observed TMR ratios showed dominant uniaxial 
anisotropy along the [1̅10] direction in addition to biaxial anisotropy along the <100> 
directions for any VGS [see the four red peaks in Fig. 3(c–e)]. With changing VGS from 0 
V to –10 V, the easy axes of our device were slightly rotated toward the [010] direction 
(the red-colored region is extended toward the [010] direction). Furthermore, the 
coercive force of the top GaMnAs layer, which has a larger coercivity than the bottom 
GaMnAs layer, increases as VGS is changed from 0 V to –10 V (the red-colored region 
slightly expands outward). These results indicate that the magnetic anisotropy constants 
are modulated by applying negative VGS, which can also contribute to the modulation of 
the TMR ratio. In addition, VGS modifies the electric potential of the GaAs layer. As we 
discussed in the previous paragraph, the modulation of the indirect tunneling current via 
defect states is the most probable mechanism for the obtained large modulation of IDS. 
The TMR induced by indirect tunneling via defect states depends on many factors such 
as energy levels of defect states, band width of defect states, and life time of carries and 
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so on. The modulation of the electric potential can influence the indirect tunneling and 
thus TMR. Therefore, the electric field effect both on the top/bottom GaMnAs layers 
and on the intermediate GaAs layer contributes to the modulation of the observed TMR 
ratio. 
Surprisingly, the VGS dependence of the TMR ratio shown in Fig. 3(b) is 
completely opposite to the one obtained in our previous study, i.e. the TMR ratio 
decreased as negative VGS is applied in our previous study14. This may be caused by the 
difference of the easy axes between the present device and the previous one (the biaxial 
anisotropy was dominant in our previous work) or by the different direction of an 
external magnetic field (along the direction with an angle 10-degree from the [100] 
direction toward the [11̅0] in our previous work). 
 
Summary 
In summary, we have investigated the electric field effect on the 
spin-dependent transport properties in a GaMnAs-based vertical spin MOSFET. We 
obtained a large current modulation ratio up to 130 %, which is the largest value that has 
ever been reported thus far for the vertical spin FETs14,15. By comparing the 
experimental data with the calculated results, we concluded that this large IDS 
modulation does not originate from the modulation of direct tunneling between the 
source and the drain but from the modulation of the indirect tunneling current via defect 
states in the intermediate GaAs layer. The TMR ratio tends to increase as negative VGS 
is applied, which is attributed to the electric field effect both on the top/bottom GaMnAs 
layers and on the intermediate GaAs layer. These results provide an important insight 
into the device physics for realizing high-performance vertical spin MOSFETs. 
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Methods 
Growth. The heterostructure composed of, from the top to the bottom, Ga0.94Mn0.06As 
(10 nm) / GaAs (9 nm) / Ga0.94Mn0.06As (3.2 nm) / GaAs:Be (50 nm, hole concentration 
p = 5 × 1018 cm-3) on a p+-GaAs (001) substrate by low-temperature molecular beam 
epitaxy. The growth temperatures of the top Ga0.94Mn0.06As, GaAs, bottom 
Ga0.94Mn0.06As and GaAs:Be layers were 195 °C, 180 °C, 200 °C and 520 °C, 
respectively. 
 
Process. After the growth, we partially etched the grown films and buried the etched 
area with a 100-nm-thick SiO2 layer for the separation of the drain electrode and the 
substrate. Then, a comb-shaped Au (40 nm) / Cr (5 nm) layer, whose width of the comb 
teeth is ~500 nm and length of them is 50 μm, was formed by electron-beam 
lithography and a lift-off technique. We chemically etched the area that is not covered 
by the Au/Cr layer and then the magnetic tunnel junctions only beneath the comb teeth 
area of the Au/Cr drain electrode remained after the etching. We formed a 40-nm-thick 
HfO2 film as a gate insulator using atomic layer deposition at a substrate temperature of 
150 °C and deposited a gate electrode composed of Au (50 nm) / Cr (5 nm) by 
electron-beam deposition. 
 
Measurements. After the device was bonded with Au wires and indium solder, we 
measured the spin-dependent transport properties of our spin MOSFET with varying 
VGS and H at 3.8 K. To measure the θ dependence of TMR, we applied a strong 
magnetic field of 1 T in the opposite direction of θ to align the magnetization directions 
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and we decreased H to zero. Then, we started to measure RDS while increasing H from 
zero in the direction of θ. The measurements were performed at every 10° step of θ. 
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Figure captions 
FIG. 1. (Color online) (a) Schematic illustration of the vertical spin MOSFET 
investigated in this study. The backside of the substrate is the source electrode, the comb 
shaped Au/Cr layer is the drain electrode and the Au/Cr layer above the HfO2 layer is 
the gate electrode. (b)(c) Schematic device operation of our vertical spin MOSFET 
when a gate voltage VGS is not applied (b) and when a negative gate voltage is applied 
(c). The orange arrows represent a drain-source current IDS. 
 
FIG. 2. (Color online) (a) Drain-source current IDS as a function of the drain-source 
voltage VDS with the gate-source voltage VGS ranging from –20 V to 20 V with a step of 
5 V at 3.8 K. (b) IDS modulation ratio as a function of VDS with various VGS at 3.8 K. (c) 
Drain-source current (–IDS) (left axis) and the IDS value normalized at VGS = 0 V (γ) 
(right axis) as a function of VGS with VDS = –10 mV at 3.8 K. (d) Calculated IDS 
normalized by the one at VGS = 0 V (γcalc) as a function of EV(S). (e)(h) Calculated 
valence band top energy EV with respect to the Fermi level when EV(S) = 0.75 eV (e) and 
EV(S) = 0.15 eV (h). Here, the Fermi level corresponds to 0 eV. The vertical axis 
expresses the hole energy. The inset in (e) and (h) shows the structure used in our 
calculation. Here, the x axis represents the distance from the side surface of the mesa 
and the y axis denotes the distance from the interface between the bottom GaMnAs 
layer and the intermediate GaAs layer. The calculation was performed in the region 
surrounded by the dashed line. In (e,h), only the region of 0 nm ≤ x ≤ 15 nm is shown 
because it is sufficient to see how the gate electric field influences the electric potential 
in the GaAs layer. (f,g) EV vs. y at x = 1 nm (f) and 15 nm (g) when EV(S) = 0.75 eV. (i,j) 
EV vs. y at x = 1 nm (i) and 15 nm (j) when EV(S) = 0.15 eV.  
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FIG. 3. (Color online) (a) Drain-source resistance RDS as a function of the in-plane 
external magnetic field μ0H applied along the [1̅10] direction at 3.8 K. Here, the 
drain-source voltage VDS was –5 mV and the gate-source voltage VGS was 0 V. The 
black circles correspond to the major loop and the red circles correspond to the minor 
loop. The black (red) arrows are the sweep directions in the major (minor) loop. The 
magnetization states in the major loop are indicated by the white arrows above the graph. 
(b) TMR ratio as a function of the gate-source voltage VGS at 3.8 K. Here, the 
drain-source voltage VDS was fixed at –5 mV and the external magnetic field H was 
applied along the [1̅10] direction. The TMR ratio is the maximum value obtained in the 
major loop at each VGS. (c–e) Magnetic-field-direction dependences of the TMR ratios 
at VDS = –10 mV with VGS = 0 V (c), –5 V (d) and –10 V (e). 
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Supplementary Note 1. Influence of the gate leakage current and electric field 
effect on the parasitic resistances 
  
The observed gate-source leakage current ranged from -400 pA to 200 pA. It is 
much smaller than the experimentally observed drain-source current (IDS) modulation 
(~0.36 μA at the drain-source voltage (VDS) of 80 mV and the gate-source voltage (VGS) 
of -20 V). Thus, the gate leakage current is negligibly small. The influence of the gate 
electric field on the parasitic resistances is also negligibly small. The resistances of the 
top GaMnAs layer, bottom GaMnAs layer, GaAs:Be layer and Au/Cr layers are 
estimated to be 1.6 mΩ, 0.5 mΩ, 20 mΩ and 10 µΩ, respectively. Here, the resistances 
of the top and bottom GaMnAs layers, GaAs:Be layer and Au/Cr layers are obtained 
using the area of the mesas, the thickness of each layer and the resistivity of GaMnAs,  
GaAs:Be and Au/Cr. The resistivity of the GaMnAs, GaAs:Be and Au/Cr layers was 
measured to be 4 mΩ.cm, 10 mΩ.cm and 5.8 μΩ.cm, respectively, using Hall-bar 
structures. The modulation of resistance in the GaAs:Be layer by a gate electric field 
was also measured to be ~3% at 3.8 K using a Hall-bar structure with a gate electrode. 
Because the carrier concentration of the GaMnAs layers and Au/Cr layers are much 
larger than that of the GaAs:Be layer, the modulation of resistance in the top and bottom 
GaMnAs layers and Au/Cr layers is expected to be much less than 3%. Considering that 
the drain-source resistance changes from 80 kΩ (at VDS = 200 mV) to 1.5 MΩ (at VDS = 
5 mV) at 3.8 K (see the purple curve in Fig. S2), the modulation of the parasitic 
resistances is (1.6 mΩ + 0.5 mΩ + 20 mΩ + 10 µΩ)×3% / 80 kΩ ~0.8×10-6% at most, 
which is much smaller than the experimentally obtained value (~130% at VDS = 80 mV 
and VGS = -20 V). Thus, the influence of the gate leakage current and electric field effect 
on the parasitic resistances is negligibly small. 
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Supplementary Note 2. Details of the calculation of the electric potential profile 
and the normalized drain-source current in our vertical spin MOSFET 
 
The device structure used in our simulation is shown in Fig. S1. To calculate the 
electric potential profile with various gate voltages, we solved the following 
two-dimensional Poisson equation.  
 
∂2𝐸V
𝜕𝑥2
+
𝜕𝐸V
2
𝜕𝑦2
=
𝜌
𝜖
. (S1) 
 
Here, EV is the valence band top energy of GaAs in terms of hole energy, ρ is the charge 
density and 𝜀  is the dielectric constant of GaAs, respectively. Because all the 
experimental results presented in the main text were obtained at 3.8 K, activation of 
donors/acceptors and thermally excited carriers can be neglected in GaAs. Thus, we set 
the charge density at 0 in GaAs, meaning that the right side of Equation (S1) is 0. 
Considering that the potential barrier height of GaAs is ~0.1 eV for holes in the 
GaMnAs layers, Equation (S1) is solved under the following boundary conditions. 
 
 At x = 0, EV – EF = EV(S). 
 At x = W, EV – EF = 0.1 eV.1,2 
 
Here, EF is the Fermi level, EV(S) is the valence band top energy with respect to EF at x = 
0 (the interface between the side-gate electrode and GaAs), L is the channel length and 
W is the width of the calculated region [see Fig. S1]. 
 
As the boundary condition at the interfaces of GaMnAs/GaAs (y = 0 and L), we used the 
EV profile obtained for GaMnAs; in the surface depletion region of GaMnAs (0 ≤ x ≤ 
WD), where WD is the width of the depletion layer of GaMnAs, EV has a parabolic form 
that satisfies EV – EF = EV(S) at x = 0. When WD ≤ x, EV – EF was approximated to be 0.1 
eV, which is the same as the barrier height of GaAs for holes, in GaMnAs. Considering 
the above conditions, the energy profile at y = 0 and L can be expressed by the 
following equation. 
𝐸V − 𝐸F = {
(𝐸V
(S)
− 0.1) (1 −
𝑥
𝑊D
)
2
+ 0.1    (0 ≤  𝑥 ≤ 𝑊D)
0.1                     (𝑊D ≤ 𝑥)
. (S2) 
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The depletion layer width WD is expressed by 
 
𝑊D = √
2𝜖|𝐸V
(S)
|
𝑒𝑁A
. (S3) 
 
Here, NA is an acceptor concentration of GaMnAs and we set NA at 1020 cm-3. To 
introduce the effect of the gate electric field, we changed EV(S). When a gate voltage is 
not applied, EV(S) = Eg/2, where Eg is the band gap of GaAs, because of the Fermi level 
pinning at the surface of GaAs. We set W = 30 nm, which is larger than the depletion 
layer width in the GaAs layer (2–15 nm) [see Fig. 2(e,h)]. The parameters used in the 
potential calculation are summarized in Table S1. Equation (S1) was solved using 
Jacobi’s iterative method so that the potential difference between the present step and 
the previous step at all (x, y) becomes less than 10-9 eV. Each mesh is a rectangle with a 
width in the x direction (Δx) of 0.1 nm and a width in the y direction (Δy) of 0.1 nm.  
 
The drain-source current IDS at EV(S) can be expressed by the following equation. 
 
𝐼DS = 2∫ 𝐽𝐸V
(S)(𝑥)𝑑𝑥
𝑊mesa
2
𝑊D
× 𝐿mesa × 𝑁mesa. (S4) 
 
Here, Wmesa is the width of our mesa (500 nm), 𝐽𝐸V
(𝑆)(𝑥) is the current density at x and 
EV(S), Lmesa is the length of our mesa (50 μm) and Nmesa is the number of the mesas (10). 
When the applied voltage between the source and the drain |V| is much smaller than the 
barrier height, the carrier energy E dependence of tunneling probability can be 
neglected. Thus, 𝐽
𝐸V
(𝑆)(𝑥) can be described by 
 
𝐽
𝐸V
(S)(𝑥) ∝ ∫ 𝐷top(𝐸)𝐷bot(𝐸 + 𝑒𝑉)𝑇𝐸V
(S)(𝑥)
0
−𝑒𝑉
𝑑𝐸 
= 𝑇
𝐸V
(S)(𝑥) × ∫ 𝐷top(𝐸)𝐷bot(𝐸 + 𝑒𝑉)
0
−𝑒𝑉
𝑑𝐸. 
(S5) 
 
Here, Dtop, Dbot and 𝑇𝐸V
(S)(𝑥) are the density of states in the top GaMnAs layer, the 
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density of states in the bottom GaMnAs layer and the tunneling probability at x and 
EV(S), respectively. 
Using equation (S4) and (S5), we can obtain the following relationship between IDS and 
𝑇
𝐸V
(S)(𝑥). 
 
𝐼DS ∝ 2∫ 𝑇𝐸V
(S)(𝑥)𝑑𝑥
𝑊mesa
2
𝑊D
. (S6) 
 
Note that we consider that Dtop and Dbot do not depend on EV(S). Therefore, only 
𝑇
𝐸V
(S)(𝑥) is dependent on EV(S). 
𝑇
𝐸V
(S)(𝑥) can be calculated using the Wentzel-Kramers-Brilluion approximation. The 
right side of Equation (S6) can be calculated as follows. 
 
2∫ 𝑇
𝐸V
(S)(𝑥)𝑑𝑥
𝑊mesa
2
𝑊D
= 2∫ exp
(
 −2∫
√2𝑚ℎ (𝐸𝑉,𝐸V
(S)(𝑥, 𝑦) − 𝐸F)
ℏ
𝐿
0
𝑑𝑦
)
 𝑑𝑥
𝑊
𝑊D
+ 2(
𝑊mesa
2
−𝑊)
× exp
(
 −2∫
√2𝑚ℎ (𝐸𝑉,𝐸V
(S)(𝑥 = 𝑊, 𝑦) − 𝐸F)
ℏ
𝑑𝑦
𝐿
0
)
 . 
(S7) 
 
 
Here, 𝐸
𝑉,𝐸V
(S)(𝑥, 𝑦) is the valence band top energy at (x, y) and EV(S), and ħ is the 
reduced Planck constant. 
 
Thus, the calculated IDS normalized at VGS = 0 V, corresponding to EV(S) = Eg/2, γcalc can 
be described as follows. 
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𝛾calc = ∫ 𝑇𝐸V
(S)(𝑥)𝑑𝑥
𝑊mesa
2
𝑊D
∫ 𝑇
𝐸V
(S)
= 
𝐸g
2  
(𝑥)𝑑𝑥
𝑊mesa
2
𝑊D
⁄ . (S8) 
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FIG. S1. Schematic illustration of the device structure used in our electric potential 
calculation. Here, L is the GaAs-channel length (9 nm) and W is the width of the 
calculated area surrounded by the dashed lines. In our calculation, W was set at 30 nm, 
which is large enough to see how the gate electric field influences the electric potential 
profiles. 
 
  
7 
 
TABLE S1. Parameters used in the calculation of the electric potential profiles and γcalc. 
 
Parameters (unit) Values 
L (nm) 9 
W (nm) 30 
Δx (nm) 0.1 
Δy (nm) 0.1 
mh (kg) 0.45m01,2 
Eg (eV) 1.51914 
 
  
8 
 
Supplementary Note 3. Temperature dependence of the drain-source resistance 
RDS. 
  
We show RDS vs. VDS at various temperatures in Supplementary Fig. S2. If IDS were 
dominated by direct tunneling, RDS vs. VDS characteristics would not depend on the 
temperature. In our vertical spin MOSFET, when the temperature was changed from 
300 K to 3.8 K, RDS was changed from 2 kΩ to 1.2 MΩ at VDS = -10 mV. The strong 
temperature dependence of RDS is experimental evidence of the indirect tunneling via 
defect states. 
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FIG. S2. Drain-source resistance RDS as a function of VDS at various temperatures in our 
vertical spin MOSFET. Here, VGS = 0 V. 
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